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1. Motivation
It has been recognized by a number of cognizant men in the computer 
field that computer programming and computer system design share many 
common philosophical aspects. In particular, concepts such as modularity 
(subroutine structure), interfaces (subroutine argument linkage), parallel 
operations (multiprogramming), flow diagrams, etc., pervade both philosophies. 
The study reported here was motivated by the following elementary observation. 
There exist compilers (FORTRAN, ALGOL, etc.) which translate near-human 
languages into computer programs; why not compile a computer? With respect to 
computers, the near-human language is that used in a programmer's instruction 
manual. The ultimate translation is into the hardware (AND's, OR's, NOT's, 
FLIPFLOP's, etc.). Roughly speaking, we seek a computer program that reads 
an instruction manual of a desired computer and produces the logic circuit 
diagram of the desired computer.
2. Prospectus
Postponing the exact statement of the problem to the next section, let 
us examine very briefly the potentialities of the proposed compiler. 
Anticipating later discussion, let us assume that the compiler has an inter­
mediate (readable) output analogous to the assembly language output of 
most modern compilers.
2Since the design is performed by a compiler, the design time (and cost) 
can be expected to be trivial as compared to conventional manual design» 
Therefore it would be possible to examine (either externally or within the 
compiler itself) many alternative designs and select the "best" one according 
to some criterion. In particular one could, automatically, examine the 
design for such features as speed, cost, maintainability, etc. If the input 
language is sufficiently simple, one could examine the added cost of special 
features such as buffered intput-outpuf, advance or look-ahead control, etc. 
Again if the input language is sufficiently simple one good system designer 
can design the entire computer leading to better designed machines. The 
intermediate language output can be used as the input to another compiler 
which compiles an interpreter so that the machine can be tried out by 
programmers before it is built. The computer compiler can optimize the 
design better than a human being simply because it is faster, it can handle 
large as well as small systems, and can exhaustively try all possible optima.
The concept of a library subroutine enters the discussion of computer 
compilers in two distinct ways. The conventional notion is similar to the 
notion of a subcontrol (e.g. arithmetic unit, I/O control, etc.). In addition 
one has open subroutines ("built-in functions" in FORTRAN terminology). 
Algorithms for arithmetic operations fall in this category. However, one could 
now have several algorithms (for division in 2“s complement representation, 
for example) which are equivalent in their final answers. The compiler may be 
asked to choose one that fits best with the rest of the design. Thus one has 
classes of subroutines which can be called by the class name. With a 
sufficiently rich library one could conceive of "dime a dozen" designs that 
one could choose from.
3The suggested compiler is also a good research tool. Since designs can 
be produced simply, one could produce examples rapidly to study new design 
concepts. Finally, the concepts that are generated here might well suggest 
procedures for the synthesis of non-computer systems thus providing a 
formal basis for "systems engineering".
3. The Problem
The main problem that we are concerned with is a feasibility study. Our 
main purpose is to establish that the concept of a computer compiler is in 
fact valid. To establish this feasibility we need to demonstrate. Thus, in 
detail we are concerned with the following problems.
1. The development of an input (or source) language.
2. The specification and production of the translation program which 
produces an intermediate language output.
3. The production of a translator which converts the intermediate 
language into a logic circuit description.
The input language must simultaneously be sufficiently simple and 
sufficiently rich. One must be able to define any existing computer (and 
hopefully some new designs) simply in this language. For maximum flexibility 
we propose to incorporate several standard assembler features such as "macro", 
"repeat" "library", etc., as well as the facility of writing directly in the 
intermediate language if desired (interspersed with compiler statements) . 
Naturally the language must also be easy to read, from the point of view of 
the compiler. The language developed here is similar to FORTRAN.
The intermediate language permits one to divide the compiler into two 
compilers. The first compiler or system compiler reads the input and produces 
a micro-instruction string for each subprogram (subcontrol). This compiler
4is independent of hardware. The specific hardware used enters only as a cost 
measure in optimization. The second compiler or logic compiler is hardware- 
dependent. It functions primarily as an assembler except for certain Boolean 
simplifications and assignments. The intermediate language output must be 
optimized according to the given measure. It must indicate the time-hierarchy 
of operations and is thus equivalent to a flow chart. It must contain enough 
information for the logic compiler. Finally it must be readable (to human 
beings) .
Ihe specification and development of the logic compiler is fairly 
straightforward conceptually. The Boolean minimizations required introduce 
bookkeeping problems but no other difficulties. In this preliminary report 
we do not discuss the logic compiler any further.
We make the stipulation that the system compiler will process sub­
controls as separate entities. The logic compiler has to read the entire 
machine description to define the interface hardware.
4. Machine Description (Input Language)
The description of the machine contains two aspects. There is, first, a 
global (system) description. Then we have the module or subcontrol (sub­
program) description. The global description is absent in conventional 
programming mainly because we do not yet have true multiprogramming. Sub-
I
controls on the other hand can operate in parallel.
The global description may be given just once to the compiler if all 
subcontrols are to be designed in one machine pass. Otherwise the global 
description must be given once for each pass (or in the limit for each 
subcontrol).
5The division of the machine into subcontrols is similar to the division 
of a program into subprograms and must be done by the design engineer. Each 
subcontrol is compiled and optimized separately by the system compiler, 
using the global information as necessary. Thus we implicitly seek modular 
designs.
A) GLOBAL DESCRIPTION. The global description is a subprogram with 
the special identifier
MACHINE NAME
(NAME is arbitrary) as the first record. This identifier is followed by the 
following types of global headers. (There are no program statements in the 
global description.)
1. Definition of global constants by the operation SYN (see register 
definitions) which define word length, memory size, etc.
2. Declaration of subcontrols which operate in parallel (at the same 
time). The format of this statement is
PARALLEL (A, B, C)
where A, B, C,... are names of subcontrols.
3. Global macros.
4. Information necessary for optimization, such as cost, time, 
optimization criterion and other options. (This feature is not included in 
the first version.)
The global description is terminated by an END.
B) SUBCONTROL DESCRIPTIONS. Each subcontrol has an identifier and the 
necessary "header" statements followed by the instruction statements (the 
program). The termination is an END. An additional END terminates the
6machine description.
a) The identifier is the statement
CONTROL MAIN 
or
SUBCONTROL ARITH(RQ)
where MAIN and ARITH are names chosen by the engineer and RQ is the name of 
the request flag (the BEGIN flipflop of subcontrol ARITH) . The request flag 
is discussed further under CALL.
t>) Register Definitions. Any register which is referred to in the 
subprogram must be defined in the header group. The register definitions are 
analogous to DIMENSION and COMMON statements in FORTRAN except that we follow 
the machine language convention and demand that even single bit registers 
be defined. For convenience we also allow the dimension to be a previously 
defined symbol. There are five statements in this category.
(i) SYN (F,N): The statement SYN permits one to assign the value N to
the symbol F. N must be a positive integer. The symbol F may now be used 
in register definitions and subscripts.
(ii) REGISTER A(B) : This statement defines a register A of B bits
where B is an integer or a previously defined symbol. As in the FORTRAN 
statement DIMENSION several registers may be defined by one REGISTER 
statement. The individual bits in the register are referred to by subscripts. 
The register A above has bits A(0) , A(l) , . . . ,A(B-1) . However, one may choose 
to label the bits in some other way, for example, to go from -1 to B-2. The 
definition is then written
REGISTER A(-1,...,B-2)
7The subscripts must be consecutive integers and include the two end 
points. As is evident from the example, three dots are used to represent 
"TO".
(iii) CONNECT (AQ(0, . . . ,38) = A(0 , . . . , 19) . Q( 1,. . . , 19) ) The 
statement CONNECT is used to define a long register. If the subscripts on 
the left are not given explicitly, they go from 0 to N-l where N is the 
number of bits on the right. The registers used on the right must be 
previously defined. However, they need not be full registers. In the 
example above Q(0) is not part of the extended AQ register. The connection 
is shown by a period. The set of concatenated bits on the right is ordered 
as given and may have any number of registers. For example,
CONNECT (EAQ(-1, . . . ,38)) = ES. A(0 ,. . . , 19) . Q(1,. . . , 19)
(ES is the extended sign bit.)
(iv) EQUIV (FNCT(0,...,9) = IR(3,...,12)) The equivalence statement 
is the inverse of CONNECT and permits one to label a part of a register by 
another name. In the example above, bits 3 to 12 of the instruction register 
(which must be previously defined) are defined as the function part of the 
instruction.
(v) INTRFC (ARITH) A, Q, M, ARQ The INTRFC statement is similar to 
the FORTRAN COMMON statement but differs from it in two respects. First, 
several subcontrols in a computer may be operating simultaneously (in time) 
which is impossible in the present day programs. Since the compiler would 
normally try to use existing registers for temporary storage, it must be aware 
of the interface registers which may be used by parallel controls. Secondly, 
for the convenience of the logic compiler as well as for readability, one 
should identify the alternate control with which the register is shared.
8In the example above, A, Q, M and ARQ are the interface registers in 
common between the current control and the subcontrol ARITH. We note 
further distinctions between FORTRAN usage and our usage. Since order is 
unimportant, the names of the interface registers are fixed and they must 
be the same in the two subprograms. The dimensioning of the INTRFC 
registers is done by the REGISTER (or CONNECT or EQUIV) statement.
Note: All console switches are denoted as flipflops, using several
flipflops for multi-way switches.
c) Instruction Decoding. The assignment of bit configurations for the 
various instructions is a task that is best left to the hardware compiler.
We therefore allow the design engineer to use mnemonics for instructions.
There are two types of instructions involved. First we have the instructions 
that are to be decoded and obeyed by the current subcontrol. Second there are 
instructions to be given to other subcontrols (for example, main control may 
request a memory subcontrol to read or write a word). In the first case, we 
need to decode and jump to the appropriate control sequence. In the second 
case, we need only set up a configuration of bits in an appropriate register. 
In both cases, the function is undefined. We must, however, specify (to the 
logic compiler) the bits that are to be used to define the function. The 
format of the decode and jump statement is
DECODE (IR(0,...,9)) STP, LLS, LRS, JMP, JAN,...
where IR(0,...,9) is (part of) a previously defined register and STP, LLS, 
etc., are mnemonics. The mnemonics must appear as location field symbols in 
the main program. The DECODE statement is itself part of the main program 
since it serves as a multi-way branch, analogous to a computed go to.
9The format of a translation (or decoder) statement is 
UNDF (IR(0,...,9)) RM, WM, RMW
Here IR is a previously defined register and RM, WM and RMW are instructions 
to be passed on to other subcontrols. The system compiler generates a 
decoder for each such UNDF statement. Each decoder is defined in detail by 
the logic compiler. UNDF is a header statement.
The mnemonics on the right of the parentheses in both statements must be 
single valued Boolean functions of the bits that are enclosed within the 
parentheses. For example, consider the execution of the instruction 
REPLACE ADD MEMORY, which replaces the contents of the memory cell by the 
sum of the previous contents and the contents of the accumulator. We need to 
set up first a READ MEMORY (RM) instruction and then a WRITE MEMORY (WM) 
instruction in the instruction register of the memory subcontrol. If FN 
is the function part of the main instruction register, we cannot write
UNDF (FN), RM, WM
for RM and WM are not single valued functions of FN alone. Some control flip- 
flop is also involved and must therefore be defined as:
REGISTER CN (1)
UNDF (FN, CN) RM, WM
The symbols that are used on the right must appear exactly once in the 
DECODE statement of another subcontrol to permit correlation by the logic 
compiler.
d) Program Statements: A normal program statement contains a label
(optional) followed by one of the following types of statements:
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(i) DECODE
(ii) GATE
(iii) GO TO a defined symbol
(iv) Insert subroutine
(V) Conditional branch
(Vi) WAIT
(vii) SET or CLEAR
(viii) Call subcontrol
(i) DECODE has been discussed in the previous section.
(ii) Register to register gating is done simply by an equality sign.
For example,
Q = A
gates register A to register Q. If the symbol on the right is not a register, 
it must be an undefined function. For example, if
UNDF (IR) RM, WM
is a header definition,
MIR = RM
defines the output of the decoder to be the bit configuration for RM and 
gates the decoder output to the register MIR.
Partial register transfers are accomplished by subscripting as
Q(15,...,19) = A(7,...,10,15)
The gating is always assumed to be parallel.
(iii) The unconditional GO TO is accomplished simply by writing the 
symbol. The words GO TO are not used.
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(iv) Subroutines, whether library routines or programmer defined 
subroutines are treated as MACROS. They are inserted by writing their names 
(as in the GO TO statement) with the argument list in parentheses. For 
example,
.ADD2(A, M, A, OV, WL)
might designate any subroutine (to be chosen by the compiler) of the type 
•ADD2, 2's complement addition, where the argument list is OPERAND 1,
OPERAND 2, DESTINATION, OVERFLOW FLAG, WORD LENGTH). The given arguments 
are substituted for the dummy variables. Arithmetic, other than subscript 
arithmetic, must be done through subroutines.
(v) The conditional branch is accomplished by an IF statement. IF
is always a two way branch, with the false exist always as the next statement. 
The condition must be based on a single bit being 1 or 0. For example,
IF(A(0)=0) JMP 
EXIT 
or
IF(OV = 1) SKIP
Here JMP and SKIP are labels of other program statements.
(vi) WAIT is similar to IF, except that the true exit is the next 
statement and the false exit is the WAIT statement itself. For example,
WAIT (RQ = 1)
DECODE (MIR) R, W, RMW
causes the subcontrol to wait until the request flipflop RQ is set to 1.
We note that the equality sign within parentheses has a different 
meaning from the simple equality sign (which is a gate).
(vii) SET and CLEAR have the usual meaning of setting specified bits 
to 1 or 0 respectively. Thus
CLEAR OV
clears the flipflop OV to 0, and
SET A
sets all bits of the register A to 1. Subscripts are allowed.
(viii) Subcontrols call other subcontrols through the statement CALL 
Since subcontrols may be parallel or sequential (see Section 5), and one 
would like to be free to define them either way by means of global headers 
we provide three formats for the CALL statement:
CALLS SUB(RQ)
CALLP SUB(RQ)
CALL SUB(RQ)
By convention the argument in parentheses (RQ) is the name of the request 
flag. The terminal S and P designate the CALL as sequential or parallel 
and override the global definition. In the case of the simple CALL, the 
global definition prevails. In each case the statements which load inter­
face registers follow the CALL statement. Termination of the string is an 
ENDC. Consider the following example of a main control to core control 
CALL (Store Accumulator instruction):
CALL CORE (MCRQ)
MCAR = ADDR
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M = A 
MCIR = WM 
ENDC
If the memory control is sequential (as defined in the global headers) 
the compiler produces the microinstruction string
GATE ADDR TO MCAR 
GATE A TO M 
DECODER 2 = WM 
CONNECT DECODER TO MCIR 
SET MCRQ 
WAIT (MCRQ = 0)
If on the other hand the global definition states that memory is in parallel, 
the following microinstruction string results:
WAIT (MCRQ = 0)
GATE ADDR TO MCAR 
GATE A TO M 
DECODER 2 = WM 
CONNECT DECODER 2 TO MCIR 
SET MCRQ
e) The Slash Notation. One of the most common operations in a 
computer is to read a word from memory into a register or store a word from 
a register into memory. Therefore we invent a special shorthand notation 
for this purpose. The notation /REG/ refers to the memory location whose 
address is in register REG. Thus
IR = /P/
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states that the word whose address is in the program counter P is to be 
read and loaded into the instruction register IR. Similarly
/ADDR/ = A
states that the contents of A are to be stored in the memory location whose 
address is in register ADDR.
Naturally the compiler must be given the interpretations of the two 
statements by means of macro definitions. This macro is given the special 
name MEMORY. Since the memory address and buffer registers are unique to the 
calling program, this memory definition must be part of the calling program. 
Alternatively it may also be defined in detail in the global headers as a 
macro with a local macro MEMORY (calling the global one) defining the inter­
face registers.
5. Parallel and Sequential Subcontrols
As remarked earlier, a subcontrol is similar to a subprogram. Thus one 
intuitively expects to use some type of LINK JUMP (or RETURN JUMP) . Since a 
subcontrol may be called from several places (in the same or different 
controls) it appears intuitively necessary to store the calling address in 
some register. If such a procedure were followed the subcontrol would have 
to interpret the contents of this register and return to the calling point.
The FORTRAN analog is the ASSIGNED GO TO. This technique is aesthetically 
unappealing since the subcontrol has to know the various points from which 
it can be called - an impractical procedure for library routines. Also the 
notion of a parallel subcontrol has no exact parallel in subroutines. An 
interrupt subroutine comes close but a more exact analogy is the communication 
between two computers. In both of these cases, the standard communication
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technique is the use of flags rather than LINK JUMPS. The analog of a flag 
is a flipflop.
Thus parallel subcontrols must be initiated into action by means of a 
flipflop and must indicate the completion of the action also by a flipflop. 
There appears to be no reason why these two flipflops could not be the same. 
We label it as the REQUEST flipflop. By convention the CALL sets the 
REQUEST and the subcontrol clears it when it is through.
One would like to be able to write library subroutines (subcontrols) 
without the parallel/sequential consideration. The main program (or in our 
case, the global headers) should decide whether the subcontrol is to be used 
as a parallel or a sequential subcontrol. The REQUEST convention permits one 
to achieve this objective.
There is one further distinction between parallel and sequential usage 
which must be mentioned. If a parallel subcontrol can be called from two 
(or more) other subcontrols then it should have two (or more) sets of inter­
face registers and request flipflops. The preamble of the subcontrol then 
states
WAIT (RQ1 + RQ2 + ... = 1)
where RQ1, RQ2, etc., are request flipflops and "+" is Boolean OR. This 
statement is suitable for a fixed hierarchy of requests. A scanner 
arrangement can be made by using a string of IF statements instead of the 
WAIT. A library subroutine can be written independent of the number of 
requests by using a simple extension of the "INDEFINITE REPEAT" procedure 
of macro compilers. The library call provides the necessary information.
(The first version of the compiler will not include this feature.)
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In a sequential subcontrol multiplicity of interface registers is not 
necessary. It may be used without harm, of course.
We may finally note one distinction between inter-computer communication 
and parallel subcontrols. If two computers are tied together, either 
computer may request action by the other (and conflicts are somehow resolved). 
In our case, however, the standard hierarchical structure of programming 
must be observed. If subcontrol A can call on subcontrol B, subcontrol B 
may not call on subcontrol A. Thus the problem is simpler.
6. Time and Control Hierarchies
We have implicitly noted that there are two notions of hierarchy among 
subcontrols. The different subcontrols form a partially ordered set under 
the relation of extended CALL. As in conventional programming we insist that 
this relation define a true partial ordering. Beyond this fact, however, we 
are not too concerned with this logical hierarchy.
A second partial ordering, which is not ab initio a partial ordering, 
but may be converted into one, is by time of operation. If two subcontrols 
may operate at the same time they are at the same level in this partial 
ordering independent of the logical hierarchy. They are parallel subcontrols 
in our earlier terminology. Consider for example a main control, a buffered 
input/output subcontrol and a memory subcontrol. Since I/O is buffered, it 
may operate at the same time as main control. Since the I/O subcontrol may 
call on memory subcontrol, the memory subcontrol may operate at the same time 
as main control. Thus the logical hierarchy is that shown in Fig. la while 
the time hierarchy is the one shown in Fig. lb.
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a. Logical b. Time
Fig. 1. Hierarchy of Subcontrols (Hasse Diagrams)
(Formally, "parallel" is a binary relation which we extend by 
transitivity. The partial ordering relation in the time diagram is "not 
parallel, and below in logical ordering".)
7. The Library
The library material for the compiler should contain two classes of 
programs: subroutines and subcontrols. A subroutine is an "open" subroutine 
or a macro. Algorithms for arithmetic operations, incrementors, etc., come 
under this category. These algorithms are divided into types and are called 
by type names; the detailed choice is left to the compiler. Subcontrols are 
complete subprograms but are processed according to macro conventions, that is, 
they are stored in source language with dummy dimensions and dummy register 
names. They may contain such macro features as "indefinite repeat", "If True", 
"If False", etc. An example of the library call for such a library sub­
control is
ARITH LIB AC5(A, ;Q, OV, N)
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where AC5 is the identifier of the library routine, ARITH is the name 
assigned in the machine, A, Q and OV are registers and N is the dimension 
(defined in global headers).
It is sometimes necessary to label the "next statement" while using the 
indefinite repeat directive. An example is a "scanner" which services 
requests in sequence. For this purpose we introduce the CONTINUE statement. 
An example follows:
SUBROUTINE CORE (RQ, Ml, MAD, MI, Cl, AL, WL)
REGISTER MAR (AL), MBR (WL)
IRP (RQ, Ml, MAD, MI, Cl)
REGISTER RQ(1) , M(WL) , MAD (AL) , MI(1)
STM IF (RQ = 0) Cl
DECODE (MI) RD, WR
RD MAR = MAD
.CORERD 
Ml = MBR 
CLEAR RQ 
Cl
WR MAR = MAD
MBR = Ml 
CLEAR RQ 
.COREWR
Cl CONTINUE
IRP 
STM 
END
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If there are three controls which wish to use this memory control in 
parallel, one may use the library call
LIB CORE ((CRQ1, Ml, MAI, Mil), (RQ2, M2, MA2, MI2) ,
(RQ3, M3, MA3, MI3) , AL, WL)
In the subroutine, .CORERD and .COREWR are library subroutines which set up 
the signals for reading and writing core memory. We note that Cl is a re­
peated argument which has not been specified in the library call. Hence it 
becomes a created symbol, a different symbol for each repetition. On the 
other hand, STM is not an argument. Hence this symbol is assigned to the 
first occurrence. The repetition IRP uses simultaneous substitutions for all 
arguments. (This is the simple extension referred to earlier). The CONTINUE 
statement is not translated; its label is assigned to the "next" micro­
instruction .
It is easily verified that the "IF, CONTINUE" arrangement in the sub­
routine is in fact a scanner.
8. The Microlangugage (Output Language)
The output of the system compiler is a preamble followed by a string of 
microinstructions. The preamble contains the information necessary for the 
logic compiler. Wherever possible, one would like to perform microoperations 
in parallel. For this purpose the system compiler will associate an ordered- 
pair level index with each microinstruction and specify in the WAIT field 
the ordered pair indices of the microsteps which must be previously completed. 
Thus the output becomes a description of the flow diagram.
The microlanguage is permissible in the source program as well (without 
the ordered pair indices, of course). In fact, arithmetic algorithms have
to be written in microlanguage. In the source program a switch to the 
microlanguage is initiated by
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MICRO
and terminated by
COMPILE.
All arithmetic operations in the microlanguage are Boolean. The
conventions are
A + B A OR B
("A) NOT A (outer parentheses essential)
A * B A AND B
A (+) B A EXCLUSIVE OR B
(other operations may be added later.)
An equality sign denotes a definition. If the variable on the left is 
a flipflop, the quantity on the right decides whether the flipflop is set (1) 
or cleared (0) . Otherwise the equation is taken as a signal definition 
(decoder output for example) .
The other microoperations (all self explanatory) are:
1) GATE R a TO R,A B
2) IF (BIT = 1 (or 0))A
3) OFF GATE
4) STOP
9. Example
Since the compiler under discussion has not been written, the formats of 
the statements are not fixed as yet. The purpose of the example is to show 
the versatility of the input language.
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For the present we adopt the FORTRAN card format. Columns 1 to 5 
constitute the label field. The label is alphanumeric, starting with an 
alphabetic character. Column 6 is for a continuation mark. Columns 7 to 
72 are for the statement. A "C" or an asterisk in column 1 denotes a 
comment card. Columns 73 to 120 are for comments. As in FORTRAN, spaces 
are ignored where they are optional. However, there may be no space where 
no space is expected, and words must be separated by at least one space.
For example,
CALLS ABC
is not the same as
CALL SABC.
Finally,
CALLSABC
is illegal.
The example has been chosen to illustrate as many different features 
as possible. It is a full computer with a sequential arithmetic control and 
a parallel (but simple) Input-Output control. (The I/O is one word input 
to memory or output from memory.)
The detailed discussion of the example is to be found in Sec. 10.
MACHINE CSLIAC
GLOBAL HEADERS
SYN (WL,20) , (DWL,39), (AL,10), (FL.IO), (AAL,5) , (AFL,3) ,
(IOFL, 1) , (CFL, 1)
LENGTHS OF REGISTERS ARE DEFINED AS FOLLOWS:
WL = SINGLE WORD, DWL = DOUBLE WORD, AL = ADDRESS, FL = FUNCTION,
AAL = ARITHMETIC ADDRESS, AFL = ARITHMETIC FUNCTION,
IOFL = INPUT/OUTPUT FUNCTION, CFL = CORE MEMORY FUNCTION 
PARALLEL (MAIN, 10), (MAIN, CORE), (10, CORE)
MEMORY READ DEFINITION 
MACRO MEMRD (X,Y ,AD,DT,IR,RQ)
X IS SOURCE REGISTER FOR MEMORY ADDRESS, Y IS DESTINATION REGISTER FOR 
CONTENTS (OPERAND OR INSTRUCTION), AD IS INTERFACE ADDRESS REGISTER,
DT IS INTERFACE DATA (OPERAND OR INSTRUCTION) REGISTER, IR IS INTERFACE 
MEMORY INSTRUCTION REGISTER, RQ IS REQUEST FLAG.
NAME OF MEMORY CONTROL IS CORE.
CALL CORE (RQ)
AD = X 
IR = RCM 
ENDC
IFF (Y = DT)
Y = DT 
ENDM
MEMORY WRITE DEFINITION. SAME ARGUMENT LIST 
MACRO MEMWR(X,Y ,AD,DT,IR,RQ)
CALL CORE (RQ)
AD = X
IR = WCM
IFF (Y = DT)
DT = Y
ENDC
EN DM
END
CONTROL MAIN
REGISTER IR(WL) , P(AL) , RUNSW(l) , CN(1) ,
M(WL) , A(WL) , Q(WL) , ACTR(AAL) , AIR(AFL) , ARQ(l) , OV(l) , 
MIAD(AL) , MIIR(IOFL), MIRQ(l) ,
MCAD(AL) , MCIR(CFL) , MCRQ(l)
INTRFC(ARÏTH) M, A, Q, ACTR, AIR, ARQ, OV 
INTRFC (10) MI AD, MUR, MIRQ 
INTRFC (CORE) M, MCAD, MCIR, MCRQ
DEFINE RIGHTMOST AL BITS OF INSTRUCTION AS ADDRESS PART 
EQUIV (ADDR = IR(WL-AL,...,WL-1))
DEFINE LEFTMOST FL BITS OF INSTRUCTION AS FUNCTION PART 
EQUIV (FNCTN = IR(0,...,FL-1))
ARITHMETIC FUNCTIONS
UNDF(FNCTN) ALLS, ALRS, AADD, ASUB, AMUF, ADVF
I/O FUNCTIONS
UNDF (FNCTN) ÏORD, IOWR
CORE FUNCTIONS
UNDF (FNCTN, CN) RCM, WCM
SLASH NOTATION DEFINITION
MEMORY Y = /X/
MEMRD(X,Y ,MCAD,M ,MCIR,MCRQ)
EN DM
MEMORY /X/ = Y
MEMWR (X, Y , MCAD, M , MCIR, MCRQ)
ENDM
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* MAIN PROGRAM
EXIT .INCR (P,P,AL)
BEGIN IR = /P/ FETCH NEXT INSTR
XEQ CLEAR CN
DECODE (FNCTN) STP, LLS, LRS, JMP, JAN, LDA, STA, LDQ, STQ
1 UP, JOV, ADD, SUB, MUF, DVF, INP, OUT, JIO
HTR WAIT (RUNSW = 1) HALT TRANSFER
JMP
LLS CALL ARITH (ARQ)
AI = ALLS LONG (ARITH) LEFT SHIFT
ACTR = ADDR (AL-AAL,...,AL-1)
* ACTR USES RIGHTMOST AAL BITS OF ADDRESS
ENDC 
EXIT
LRS CALL ARITH (ARQ)
AI = ALRS LONG (ARITH) RIGHT SHIFT
ACTR = ADDR (AL-AAL,...,AL-1)
ENDC
EXIT
JMP P = ADDR JUMP (UNCONDITIONAL)
BEGIN
JAN IF (A(0) = 0) EXIT JUMP ON A NEGATIVE
JMP
LDA A = /ADDR/ LOAD ACCUMULATOR
EXIT
STA
LDQ
STQ
SAD
U P
*
JOV
ADD
/ADDR/ = A 
EXIT
Q = /ADDR/ 
EXIT
/ADDR/ = Q 
EXIT
M = /ADDR/
STORE ACCUMULATOR
LOAD Q
STORE Q
SUBSTITUTE ADDRESS
M(WL-AL,...,WL-1) = A(WL-AL,.,.,WL-1)
SET CN 
/ADDR/ = M 
EXIT
•INCR (P, P, AL) LINK JUMP
M = /ADDR/
M (WL- AL, . . . ,WL-1) = P 
/ADDR/ = M
PLANT CONTENTS OF P IN RIGHTMOST AL BITS OF MEMORY WORD 
.INCR (ADDR, P, AL)
BEGIN
IF (OV = 0) EXIT JUMP ON OVERFLOW
CLEAR OV
JMP
CALL ARITH (ARQ) ADD
AI = AADD 
M = /ADDR/
ENDC
EXIT
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SUB CALL ARITH (ARQ)
AI = ASUB
M = /ADDR/
ENDC
EXIT
MUF CALL ARITH (ARQ)
AI = AMUF
M = /ADOR/
ENDC
EXIT
DVF CALL ARITH (ARQ)
AI = ADVF 
M = /ADDR/
ENDC
EXIT
INP CALL IO(MIRQ)
MIIR = IORD 
MIAD = ADDR 
ENDC 
EXIT
OUT CALL IO(MIRQ)
MIIR = IOWR 
MIAD = ADDR 
EXIT
JIO IF (MIRQ = 0) EXIT
JMP
SUBTRACT
MULTIPLY A BY M (FRAC)
DIVIDE (FRAC) AQ/M
INPUT VIA 10
OUTPUT VIA IO
JUMP IF 10 BUSY
END
SUBCONTROL ARTTH
REGISTER M(WL) , A(WL) , Q(WL) , ACTR(AAL) , AIR(AFL) , 
ARQ(l) , OV(1) , ES(1)
INTRFC (MAIN) M, A, Q, ACTR, AIR, ARQ, OV 
CONNECT (EAQ(-1,...,DWL-1) = ES.A.Q(1,...,WL-1)) 
EQUIV (AQ = EAQ(0,...,DWL-1) )
STRTAR WAIT (ARQ = 1)
DECODE (AIR) ALLS, ALRS, AADD, ASUB, AMUF, ADVF 
ALLS IF (ACTR = 0) EXITAR
.DECR (ACTR, ACTR, AAL)
EAQ(-1,. . . , DWL-2) = EAQ(0 , . . . , DWL-1)
EAQ (DWL-1) = 0 
ALLS
LARS IF (ACTR = 0) EXITAR
.DECR (ACTR, ACTR, AAL)
EAQ(1,...,DWL-1) = EAQ(0,...,DWL-2)
* LEAVES POSITIONS 0 AND ES UNTOUCHED
ALRS
AADD .ADD2 (A,M,A,OV,WL)
EXITAR
ASUB .SUB2 (A ,M ,A ,OV,WL)
EXITAR
AMUF .MUF2 (A,M,AQ,OV,WL)
EXITAR
ADVF .NDVF (AQ,M,Q,A,OV,WL)
EXITAR
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EXITAR CLEAR ARQ 
STRTAR
END
30
1
2
*
STRTIO
IORD
IOWR
SUBCONTROL 10 
REGISTER IOBFR (WL),
MI AD (AL) , MIIR(CFL) , MIRQ(l) ,
ICAD(AL) , ICIR(CFL), ICRQ(l)
ICRQ IS REQUEST FROM 10 TO CORE, MIRQ IS REQUEST FROM MAIN TO 10
INTRFC (MAIN) MIAD, MIIR, MIRQ
INTRFC (CORE) IOBFR, ICAD, ICIR, ICRQ
UNDF (ICIR) IRC, IWC
WAIT (MIRQ = 1)
DECODE (MIIR), IORD, IOWR
.IOBFRRD (IOBFR) GATES INTO BUFFER FROM EXT. DEVICE
CALLS CORE (ICRQ)
ICIR = IWC 
ENDC
CLEAR MIRQ 
STRTIO
CALLS CORE (ICRQ)
ICIR = IRC 
ENDC
CLEAR MIRQ
.IOBFRWR (IOBFR) GATES FROM BUFFER TO EXT. DEVICE
STARTIO
END
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SUBCONTROL CORE 
REGISTER MBR(WL) , MAR(AL) ,
1 M(WL) , MCAD(AL) , MCIR(CFL) , MCRQ(l) ,
2 IOBFR(WL) , I CAD (AL) , ICIR(CFL) , ICRQ(l) 
INTRFC (MAI$, M, MCAD, MCIR, MCRQ
INTFRC (IO), IOBFR, ICAD, ICIR, ICRQ 
STRTCOR WAIT (MCRQ + ICRQ = 1)
IF(ICRQ = 1) IOD
DE CD DE (MCIR) RCM, WCM
I OD DECODE (ICIR) RCI, WCI
RCM MAR = MCAD
.CORERD 
M = MBR 
CLEAR MCRQ 
STRTCOR
WCM MAR = MCAD 
MBR = M 
CLEAR MCRQ 
.COREWR 
STRTCOR
RCI MAR = ICAD 
.CORERD 
IOBFR = MBR 
CLEAR ICRQ
STRTCOR
WCI MAR = ICAD 
MBR = lOBFR 
.COREWR 
CLEAR ICRQ 
STRTCOR
32
END
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SUBROUTINE .RIPLADD (X,Y,Z,OFL,WL) , CLASS .ADD2 
X = AUGEND, Y = ADDEND, Z = SUM, OFL = OVERFLOW FLAG 
CLASS .ADD2,RADIX COMPLEMENT ADDITION WITH RIPPLE CARRY 
REGISTER X(WL), Y(WL) , Z(WL) , OFL(l) , SX(1) , SZ(1)
I FT (X = Z)
REGISTER TX(WL)
CONNECT (EX(-1,...,WL-1) = SX . X)
CONNECT (EZ(—1,..,,WL-1) ^ SZ . Z)
IFF (X = Z)
EQUIV (TX = Z)
-- MICRO 
C(WL-l) = 0 
D(WL-l) = 1
C(“l, • • • , WL- 2) = X * Y * D (0 , . . . ,WL-1) + (X + Y) + C(0, . . . ,WL-1)
D(-l, . . . ,WL-2) = (-X)* (-Y)*C(0 , ». . ,WL- 1) + ((-X) + (-Y)) * D(0 , . . . ,WL-1) 
WAIT (C(-l) + D(-l) = 1)
ASSERT (C = (-D))
GATE TX = X (+) Y (+) C(0,...,N)
IFT (X = Z)
GATE X = TX
GATE OFL = C(0) (+) C (-1)
-- COMPILE
END
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10. Discussion of Example
In this section we discuss some of the non-obvious details in the 
example.
The purpose of the global header subprogram with the identifier "MACHINE" 
is to provide maximum flexibility in the system design. One can change word 
length or memory size simply by changing one synonym. One can change from 
buffered I/O to sequential I/O by removing one statement. One can change 
from one type of memory to another by changing macros MEMRD and MEMWR. We 
note incidentally the convention ENDM as macro termination and the use of 
macros within macros.
The statements IFF and IFT mean "IF FALSE" and "IF TRUE" and cause 
conditional compilation of the next statement (MAP convention) . All sub­
routines whose names start with a period are assumed to be library sub­
routines (or classes of them). The subroutines used have the following 
interpretations °
.INCR (SOURCE, DESTINATION, LENGTH); DESTINATION = SOURCE + 1
.DECR (SOURCE, DESTINATION, LENGTH): DESTINATION = SOURCE - 1
.ADD2 (OPERAND 1, OPERAND 2, DESTINATION, OVERFLOW, WORD LENGTH) ;
2's complement addition
„SUB2, „MUF2, .NDVF2 have the same arguments as .ADD2 and refer to 2’s 
complement subtraction, multiplication and non-restoring 
division.
.IOBFRRD and .IOBFRWR are subroutines to activate external I/O devices 
to read into and write out of the 10 buffer register, respectively. Similarly 
.CORERD and .COREWR generate signals to read from and write into the core
memory.
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Since we have adopted the IPLV execution convention for GO TO, certain 
statement tags are not admissible. These are: DECODE, CALL,MACRO, ENDC,
ENDM, IF, IFF, IFT, IRP, END, WAIT, CLEAR, SET, REGISTER, INTRFC, PARALLEL,
etc.
Special Points to be Noted;
Main Control: ACTR is a counter register for arithmetic control.
RUNSW is a flipflop controlled by console switches. When it is off (RUNSW = 0) , 
the instruction HTR stops the main control. However, the I/O and memory 
controls may continue to run. In SAD and U P  we could have used a read/modify/ 
write procedure if the memory control had such capability. For example, if 
RMW is the appropriate core memory instruction, the appropriate string for 
SAD is:
CALL CORE (MCRQ)
M = A
MCAD = ADDR 
MIR = RMW 
ENDC
One would define such a string by a macro in the global description.
Arithmetic Control; We should note the formation of the long EAQ 
register by the use of CONNECT. The sign bit of Q is excluded in this long 
register and the sign bit of A is extended by one bit (ES).
10 Control: We note the use of CALLS when subcontrol CORE is called.
In the global definition 10 and CORE have been defined as parallel as they 
could operate at the same time. However, when CORE is called by 10, we have 
to wait for the CORE control to finish. In reading from an 10 device, we
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have to signal MAIN that the word has been written into memory; in writing to 
an 10 device, we need the word from memory to write. Thus in both cases a WAIT 
(ICRQ = 0) is necessary after the initiation of a memory request. If a simple 
CALL were used, the ENDC would have to be followed by such a wait, whereupon 
the first WAIT (ICRQ = 0) produced by the compiler becomes redundant. 
(Incidentally, in such a case the .I0BFRRD must be inside the CALL string.)
We also note that the I0/C0RE interface register I0BFR is being used also as 
XO/EXTERNAL DEVICE interface. While the compiler itself will never use an 
interface register between parallel controls for any other purpose, the 
programmer may choose to do so. The compiler will bring this fact to the 
attention of the programmer but will not label it as an error.
Core Control: We note that the initial wait string assigns a higher
priority to 10 than to main control. If a scanner type of arrangement is 
desired we should replace the first two statements by
STRTCOR IF (ICRQ = 1) I0D
STRT1 IF (MCRQ = 0) STRTCOR
and return to STRT1 instead of STRTCOR after RCI and WCI. Clearly one could, 
by additional IF statements, permit more complicated scanning procedures (such 
as a 2;1 priority for 10 over MAIN) . Also we could have saved some writing 
through the use of IRP.
An example of a library subroutine is shown under .RIPLADD. The sub­
routine belongs to the class .ADD2 and is called by the class name in the sub­
control ARITH. The class definition is contained in a table within the library 
directory. We note a new statement ASSERT. This statement is an assertion 
known to the programmer but difficult to detect by program. The assertion is 
passed on to the logic compiler for its use.
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